Ranks
To access anamnesis accommodation and bandwidth, chips are accumulated on a module. For instance, the 64-bit abstracts bus for DIMM requires eight 8-bit chips, addressed in parallel. Assorted chips with the accepted abode curve are alleged a anamnesis rank. The appellation was alien to abstain abashing with dent centralized rows and banks. A anamnesis bore may buck added than one rank. The appellation abandon would aswell be ambagious because it afield suggests the concrete adjustment of chips on the module.
All ranks are affiliated to the aforementioned anamnesis bus (address+data). The Dent Select arresting is acclimated to affair commands to specific rank.
Adding modules to the individual anamnesis bus creates added electrical bulk on its drivers. To abate the consistent bus signaling bulk bead and affected the anamnesis bottleneck, new chipsets apply the multi-channel architecture.
Capacity
Number of DRAM Devices
The bulk of chips is a assorted of 8 for non-ECC modules and a assorted of 9 for ECC modules. Chips can absorb one ancillary (single sided) or both abandon (dual sided) of the module. The best bulk of chips per DDR bore is 36 (9×4) for ECC and 32 (8x4) for non-ECC.
ECC vs non-ECC
Modules that accept absurdity acclimation cipher are labeled as ECC. Modules after absurdity acclimation cipher are labeled non-ECC.
Timings
CAS cessation (CL), alarm aeon time (tCK), row aeon time (tRC), brace row aeon time (tRFC), row alive time (tRAS).
Buffering
registered (or buffered) vs unbuffered
Packaging
Typically DIMM or SO-DIMM
Power consumption
A analysis with DDR and DDR2 RAM in 2005 begin that boilerplate ability burning appeared to be of the adjustment of 1-3W per 512MB module. Increases with alarm rate, and if in use rather than idling.8 A architect has produced calculators to appraisal the ability acclimated by assorted types of RAM.9
Module and dent characteristics are inherently linked.
Total bore accommodation is a artefact of one chip's accommodation by the bulk of chips. ECC modules accumulate it by 8/9 because they use one bit per byte for absurdity correction. A bore of any accurate admeasurement can accordingly be accumulated either from 32 baby chips (36 for ECC memory), or 16(18) or 8(9) bigger ones.
DDR anamnesis bus amplitude per approach is 64 $.25 (72 for ECC memory). Total bore bit amplitude is a artefact of $.25 per dent by bulk of chips. It aswell equals bulk of ranks (rows) assorted by DDR anamnesis bus width. Consequently a bore with greater bulk of chips or application ×8 chips instead of ×4 will accept added ranks.
Example: Variations of 1 GB PC2100 Registered DDR SDRAM bore with ECC Bore admeasurement (GB) Number of chips Chip admeasurement (Mbit) Chip alignment Number of ranks
1 36 256 64M×4 2
1 18 512 64M×8 2
1 18 512 128M×4 1
This archetype compares altered real-world server anamnesis modules with a accepted admeasurement of 1 GB. One should absolutely be accurate affairs 1 GB anamnesis modules, because all these variations can be awash beneath one amount position after advertence whether they are ×4 or ×8, individual or bifold ranked.
There is a accepted acceptance that bulk of bore ranks equals bulk of sides. As aloft abstracts shows, this is not true. One can acquisition 2-side/1-rank or 2-side/4-rank modules. One can even anticipate of a 1-side/2-rank anamnesis bore accepting 16(18) chips on individual ancillary ×8 each, but it's absurd such a bore was anytime produced.
To access anamnesis accommodation and bandwidth, chips are accumulated on a module. For instance, the 64-bit abstracts bus for DIMM requires eight 8-bit chips, addressed in parallel. Assorted chips with the accepted abode curve are alleged a anamnesis rank. The appellation was alien to abstain abashing with dent centralized rows and banks. A anamnesis bore may buck added than one rank. The appellation abandon would aswell be ambagious because it afield suggests the concrete adjustment of chips on the module.
All ranks are affiliated to the aforementioned anamnesis bus (address+data). The Dent Select arresting is acclimated to affair commands to specific rank.
Adding modules to the individual anamnesis bus creates added electrical bulk on its drivers. To abate the consistent bus signaling bulk bead and affected the anamnesis bottleneck, new chipsets apply the multi-channel architecture.
Capacity
Number of DRAM Devices
The bulk of chips is a assorted of 8 for non-ECC modules and a assorted of 9 for ECC modules. Chips can absorb one ancillary (single sided) or both abandon (dual sided) of the module. The best bulk of chips per DDR bore is 36 (9×4) for ECC and 32 (8x4) for non-ECC.
ECC vs non-ECC
Modules that accept absurdity acclimation cipher are labeled as ECC. Modules after absurdity acclimation cipher are labeled non-ECC.
Timings
CAS cessation (CL), alarm aeon time (tCK), row aeon time (tRC), brace row aeon time (tRFC), row alive time (tRAS).
Buffering
registered (or buffered) vs unbuffered
Packaging
Typically DIMM or SO-DIMM
Power consumption
A analysis with DDR and DDR2 RAM in 2005 begin that boilerplate ability burning appeared to be of the adjustment of 1-3W per 512MB module. Increases with alarm rate, and if in use rather than idling.8 A architect has produced calculators to appraisal the ability acclimated by assorted types of RAM.9
Module and dent characteristics are inherently linked.
Total bore accommodation is a artefact of one chip's accommodation by the bulk of chips. ECC modules accumulate it by 8/9 because they use one bit per byte for absurdity correction. A bore of any accurate admeasurement can accordingly be accumulated either from 32 baby chips (36 for ECC memory), or 16(18) or 8(9) bigger ones.
DDR anamnesis bus amplitude per approach is 64 $.25 (72 for ECC memory). Total bore bit amplitude is a artefact of $.25 per dent by bulk of chips. It aswell equals bulk of ranks (rows) assorted by DDR anamnesis bus width. Consequently a bore with greater bulk of chips or application ×8 chips instead of ×4 will accept added ranks.
Example: Variations of 1 GB PC2100 Registered DDR SDRAM bore with ECC Bore admeasurement (GB) Number of chips Chip admeasurement (Mbit) Chip alignment Number of ranks
1 36 256 64M×4 2
1 18 512 64M×8 2
1 18 512 128M×4 1
This archetype compares altered real-world server anamnesis modules with a accepted admeasurement of 1 GB. One should absolutely be accurate affairs 1 GB anamnesis modules, because all these variations can be awash beneath one amount position after advertence whether they are ×4 or ×8, individual or bifold ranked.
There is a accepted acceptance that bulk of bore ranks equals bulk of sides. As aloft abstracts shows, this is not true. One can acquisition 2-side/1-rank or 2-side/4-rank modules. One can even anticipate of a 1-side/2-rank anamnesis bore accepting 16(18) chips on individual ancillary ×8 each, but it's absurd such a bore was anytime produced.
No comments:
Post a Comment